IS61LP6432A 查看數據表（PDF） - Integrated Silicon Solution

零件编号

产品描述 (功能)

比赛名单

IS61LP6432A

64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM

Integrated Silicon Solution 

IS61LP6432A

IS61LP6436A

ISSI ®

WRITE CYCLE TIMING

CLK

ADSP

ADSC

ADV

A15-A0

GW

BWE

BW4-BW1

CE

CE2

CE2

tKC

tKH

tKL

tSS

tSH

ADV must be inactive for ADSP Write tAVS

tAS

tAH

WR1

tWS

WR2

tWH

ADSP is blocked by CE inactive

ADSC initiate Write

tAVH

WR3

tWS

tWH

tWS

tWH

tWS

tWH

WR1

WR2

WR3

tCES

tCEH

CE Masks ADSP

tCES

tCEH

tCES

tCEH

CE2 and CE2 only sampled with ADSP or ADSC

Unselected with CE2

OE

DATAOUT

High-Z

tDS

tDH BW4-BW1 only are applied to first cycle of WR2

DATAIN

High-Z

1a

2a

2b

2c

2d

3a

Single Write

Burst Write

Write

Unselected

Integrated Silicon Solution, Inc. — 1-800-379-4774

13

Rev. B

09/02/05

Share Link: