A45L9332AF-7 查看數據表（PDF） - AMIC Technology
零件编号
产品描述 (功能)
比赛名单
A45L9332AF-7 Datasheet PDF : 55 Pages
| |||
A45L9332A Series
Operating AC Parameter
(AC operating conditions unless otherwise noted)
Symbol
Parameter
tRRD(min) Row active to row active delay
tRCD(min) RAS to CAS delay
tRP(min) Row precharge time
tRAS(min)
tRAS(max)
Row active time
tRC(min) Row cycle time
tCDL(min) Last data in new col. Address delay
tRDL(min) Last data in row precharge
tBDL(min) Last data in to burst stop
tCCD(min) Col. Address to col. Address delay
tBPL(min) Block write data-in to PRE command
tBWC(min) Block write cycle time
Number of valid output data
CAS
Latency
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
Version
Unit Note
-6
-7
-8
2
2
2
CLK
1
3
3
2
CLK
1
-
2
2
3
3
2
CLK
1
-
3
2
8
7
6
CLK
1
-
5
5
100
11
10
-
7
µs
9
CLK
1
7
1
CLK
2
2
2
2
CLK
2
-
2
2
1
CLK
2
1
CLK
3
2
CLK
1
CLK 1,3
2
CLK
4
1
CLK
Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. This parameter means minimum CAS to CAS delay at block write cycle only.
4. In case of row precharge interrupt, auto precharge and read burst stop.
PRELIMINARY (October, 2001, Version 0.1)
9
AMIC Technology, Inc.
Share Link: 