CY7C185-20PXC 查看數據表（PDF） - Cypress Semiconductor

零件编号

产品描述 (功能)

比赛名单

CY7C185-20PXC

64-Kbit (8 K × 8) Static RAM

Cypress Semiconductor 

Switching Waveforms (continued)

Figure 6. Write Cycle No. 3 (WE Controlled, OE LOW)[11,12,13,14]

ADDRESS

CE1

CE2

WE

DATA I/O

tSA

NOTE 12

tHZWE

tWC

tSCE1

tSCE2

tAW

tHA

tSD

DATA IN VALID

tHD

tLZWE

CY7C185

Note

14. If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.

Document #: 38-05043 Rev. *E

Page 8 of 15

[+] Feedback

Share Link: