FM24C64B 查看數據表（PDF） - Cypress Semiconductor

零件编号

产品描述 (功能)

比赛名单

FM24C64B

64Kb Serial 5V F-RAM Memory

Cypress Semiconductor 

FM24C64B

Counter

Address

Latch

1,024 x 64

FRAM Array

8

SDA

SCL

WP

A0-A2

Serial to Parallel

Converter

Control Logic

Data Latch

Figure 1. FM24C64B Block Diagram

Pin Description

Pin Name

A0-A2

I/O

Input

SDA

I/O

SCL

WP

VDD

VSS

Input

Input

Supply

Supply

Pin Description

Address 2-0: These pins are used to select one of up to 8 devices of the same type on

the same two-wire bus. To select the device, the address value on the three pins must

match the corresponding bits contained in the device address. The address pins are

pulled down internally.

Serial Data Address: This is a bi-directional pin used to shift serial data and addresses

for the two-wire interface. It employs an open-drain output and is intended to be wire-

OR’d with other devices on the two-wire bus. The input buffer incorporates a Schmitt

trigger for noise immunity and the output driver includes slope control for falling

edges. A pull-up resistor is required.

Serial Clock: The serial clock input for the two-wire interface. Data is clocked out of

the device on the SCL falling edge, and clocked in on the SCL rising edge. The SCL

input also incorporates a Schmitt trigger input for improved noise immunity.

Write Protect: When WP is high, the entire array is write-protected. When WP is low,

all addresses may be written. This pin is pulled down internally.

Supply Voltage: 5V

Ground

Document Number: 001-84454 Rev. *B

Page 2 of 15

Share Link: