CPUADR[1:0]
CPUDAT[7:0]
CPUCS
1
1
01
00
Upper Address
Lower Address
2
10
8
Write
Data
7
CPUWE
5
4
6
3
5
4
6
3
5
6
3
Figure 3-3: Host Interface Mode B Write Cycle Timing (CPU_SEL set LOW)
Table 3-4: Host Interface Mode B Control Codes
CPUADR[1:0]
01
00
11
10
Data Bus Operation
Upper Address
Lower Address
Read Data
Write Data
GS1503B HD Embedded Audio CODEC
Data Sheet
37953 - 1
December 2009
16 of 90