数据手册搜索引擎和 Datasheet免费下载 PDF
零件编号
产品描述 (功能)
CXB1582Q 查看數據表(PDF) - Sony Semiconductor
零件编号
产品描述 (功能)
比赛名单
CXB1582Q
Fibre Channel Receiver
Sony Semiconductor
CXB1582Q Datasheet PDF : 23 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
CXB1582Q
Pin
No.
Symbol
Type
Typical pin
I/O voltage
Equivalent circuit
V
CC
G
66
SYNCEN
TTL
input
TTL level
SYNCEN
V
EE
T
V
CC
G
67 SDRSEL
TTL
input
TTL level
SDRSEL
V
EE
T
V
CC
G
68 PPSEL
TTL
input
TTL level
PPSEL
V
EE
T
Description
Byte sync enable
signal input.
When this pin is set
to high level,
+Comma (0011111)
or
–Comma (1100000)
is detected and the
parallel data is
synchronized to this
byte. (See the Timing
Charts.)
V
EE
T
When this pin is set
to low level, byte
synchronization is
not performed.
Serial data rate
selection.
Setting this pin to low
level selects
531.25Mbaud mode
and to high level
selects 1.0625Gbaud
mode.
V
EE
T
Ping-Pong mode
selection.
When this signal is
set to high level
during 1.0625Gbaud
mode (SDRSEL =
high), parallel data is
output during Ping-
Pong mode. In other
words, byte 0 is
output in sync with
the rise of RBC0, and
V
EE
T
byte 1 with the rise of
RBC1. (See the
Timing Charts.)
– 10 –
Share Link:
datasheetbank.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]