MAX333AC/D 查看數據表（PDF） - Maxim Integrated

零件编号

产品描述 (功能)

比赛名单

MAX333AC/D

Precision, quad, SPDT, CMOS analog switch.

Maxim Integrated 

Precision, Quad, SPDT, CMOS Analog Switch

_____________________Pin Description

PIN

1, 10, 11, 20

2, 9, 12, 19

3, 8, 13, 18

4, 7, 14, 17

5

6

15

16

NAME

IN1-IN4

NO1-NO4

COM1-COM4

NC1-NC4

V-

GND

N.C.

V+

FUNCTION

Logic-Level Inputs

Normally Open Switches

Common Switch Poles

Normally Closed Switches

Negative Power Supply

Ground

Not Internally Connected

Positive Power Supply

Overvoltage Protection

Proper power-supply sequencing is recommended for

all CMOS devices. It is important not to exceed the

absolute maximum ratings because stresses beyond

the listed ratings may cause permanent damage to the

devices. Always sequence V+ on first, followed by VL,

V-, and logic inputs. If power-supply sequencing is not

possible, add two small signal diodes in series with the

supply pins (Figure 1). Adding the diodes reduces the

analog signal range to 1V below V+ and 1V below V-,

but low switch resistance and low leakage characteris-

tics are unaffected.

__________Applications Information

Operation with Supply Voltages

Other than ±15Vo

The main limitation of supply voltages other than ±15V is

a reduction in the analog signal range. The MAX333A

operates with ±5V to ±20V bipolar supplies. The

Typical Operating Characteristics and graphs show typ-

ical on resistance for ±15V, ±10V, ±5 supplies.

Switching times increase by a factor of two or more for

±5V operation. The MAX333A can operate from +10V

to +24V unipolar supplies. It can be powered from a

single +10V to +24V supply, as well as from unbalanced

supplies such as +24V and -5V. Connect V- to 0V when

operating with a single supply.

V+

COM_

Vg

NO_

( OR NC_)

V-

Figure 1. Overvoltage Protection Using Blocking Diodes

______________________________________________Test Circuits/Timing Diagrams

3V

VIN

0V

+10V

VCOM 0V

-10V

tOFF

tR < 20ns

tF < 20ns

50%

tOFF

tOPEN

50%

50%

50%

tON

50%

50%

tON

tOPEN

+10V

NC_

-10V

NO_

IN_

LOGIC

INPUT

V+

GND

+15V

SWITCH OUTPUT

COM_

300Ω

V-

-15V

(REPEAT TEST FOR IN2, IN3, AND IN4.)

Figure 2. Switching-Time Test Circuit

_______________________________________________________________________________________ 5

Share Link: