HSP9501 查看數據表（PDF） - Intersil

零件编号

产品描述 (功能)

比赛名单

HSP9501

Programmable Data Buffer

Intersil 

HSP9501

Timing Waveforms (Continued)

tCP

CLK

tMS

tPWL

tPWH

tMH

MODSEL

tDS

tDH

DI 0 -9

OE

DO 0 -9

tOUT

tDIS

tOH

tENA

1.7

1.3

FIGURE 5. FUNCTIONAL TIMING (CLKSEL = HIGH)

CLK

CLKEN

INTERNAL

CLOCK

tES

tEH

tES

FIGURE 6. CLKEN TIMING (CLKSEL = HIGH)

CLK

LCEN

LC 0 -10

tLES

tLS

tLEH

tLH

FIGURE 7. LENGTH CONTROL TIMING (CLKSEL = HIGH)

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

198

Share Link: