V54C3128404V 查看數據表（PDF） - Mosel Vitelic Corporation

零件编号

产品描述 (功能)

比赛名单

V54C3128404V

128Mbit SDRAM 3.3 VOLT, BGA PACKAGE 8M X 16 16M X 8 32M X 4

Mosel Vitelic Corporation  

MOSEL VITELIC

V54C3128(16/80/40)4V(BGA)

Block Diagram

x4 Configuration

Column Addresses

A0 - A9, A11, AP, BA0, BA1

Row Addresses

A0 - A11, BA0, BA1

Column address

counter

Column address

buffer

Row address

buffer

Refresh Counter

Row decoder

Memory array

Bank 0

4096 x 2048

x 4 bit

Row decoder

Memory array

Bank 1

4096 x 2048

x 4 bit

Row decoder

Memory array

Bank 2

4096 x 2048

x 4 bit

Row decoder

Memory array

Bank 3

4096 x 2048

x 4 bit

Input buffer Output buffer

I/O1-I/O4

Control logic & timing generator

V54C3128(16/80/40)4V(BGA) Rev. 1.2 September 2001

5

Share Link: