Figure 9: MK50H27 BUS Slave Timing Diagram (Read)
MK50H27
SYSCLK
53
52
CS
55
54
ADR
DAS
READY
56
57
58
59
62
63
READ
(Read)
DAL
0-15
36
37
DATA OUT
NOTES:
1. Input setup and hold times are in minimum values required to or from the
particular edge specified in order to be recognized in that cycle.
2. Output delay times are from the specified edge to a valid output.
51/56