GS881Z32BD-133I 查看數據表（PDF） - Giga Semiconductor

零件编号

产品描述 (功能)

比赛名单

GS881Z32BD-133I

9Mb Pipelined and Flow Through Synchronous NBT SRAM

Giga Semiconductor 

GS881Z18B(T/D)/GS881Z32B(D)/GS881Z36B(T/D)

Pipelined and Flow Through Read Write Control State Diagram

D

B

Deselect

R

W

D

W

New Read

R

B

R

W

Burst Read

B

D

Key

Input Command Code

ƒ Transition

Current State (n)

Next State (n+1)

n

n+1

Clock (CK)

D

R New Write

W

B

W

R

Burst Write

B

D

Notes:

1. The Hold command (CKE Low) is not

shown because it prevents any state change.

2. W, R, B, and D represent input command

codes as indicated in the Synchronous Truth Table.

n+2

n+3

Command

ƒ

ƒ

ƒ

ƒ

Current State

Next State

Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram

Rev: 1.00b 12/2002

12/37

© 2001, Giga Semiconductor, Inc.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Share Link: