datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

M38B59MD-XXXFS 查看數據表(PDF) - Renesas Electronics

零件编号
产品描述 (功能)
比赛名单
M38B59MD-XXXFS
Renesas
Renesas Electronics Renesas
M38B59MD-XXXFS Datasheet PDF : 70 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
PRELIMINARY NSootimcee: pTahriasmisentroict alimfinitaslasrpeescuifbicjeactitotno. change.
MITSUBISHI MICROCOMPUTERS
38B5 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Interrupt request bit
Interrupt enable bit
Interrupt disable flag I
Fig. 12 Interrupt Control
BRK instruction
Reset
Interrupt request
b7
b0 Interrupt source switch register
(IFR : address 003916)
INT3/serial I/O2 transmit interrupt switch bit
0 : INT3 interrupt
1 : Serial I/O2 transmit interrupt
INT4/AD conversion interrupt switch bit
0 : INT4 interrupt
1 : A-D conversion interrupt
Not used (return “0” when read)
(Do not write “1” to these bits.)
b7
b0 Interrupt edge selection register
(INTEDGE : address 003A16)
INT0 interrupt edge selection bit
INT1 interrupt edge selection bit
INT2 interrupt edge selection bit
INT3 interrupt edge selection bit
INT4 interrupt edge selection bit
Not used (return "0" when read)
CNTR0 pin edge switch bit
CNTR1 pin edge switch bit
0 : Falling edge active
1 : Rising edge active
0 : Rising edge count
1 : Falling edge count
b7
b0 Interrupt request register 1
b7
(IREQ1 : address 003C16)
INT0 interrupt request bit
INT1 interrupt request bit
INT2 interrupt request bit
Remote controller/counter overflow interrupt
request bit
Serial I/O1 interrupt request bit
Serial I/O automatic transfer interrupt request bit
Timer X interrupt request bit
Timer 1 interrupt request bit
Timer 2 interrupt request bit
Timer 3 interrupt request bit
b7
b0 Interrupt control register 1
b7
(ICON1 : address 003E16)
INT0 interrupt enable bit
INT1 interrupt enable bit
INT2 interrupt enable bit
Remote controller/counter overflow interrupt
enable bit
Serial I/O1 interrupt enable bit
Serial I/O automatic transfer interrupt enable bit
Timer X interrupt enable bit
Timer 1 interrupt enable bit
Timer 2 interrupt enable bit
Timer 3 interrupt enable bit
Fig. 13 Structure of Interrupt Related Registers
b0 Interrupt request register 2
(IREQ2 : address 003D16)
Timer 4 interrupt request bit
Timer 5 interrupt request bit
Timer 6 interrupt request bit
Serial I/O2 receive interrupt request bit
INT3/serial I/O2 transmit interrupt request bit
INT4 interrupt request bit
AD conversion interrupt request bit
FLD blanking interrupt request bit
FLD digit interrupt request bit
Not used (returns “0” when read)
0 : No interrupt request issued
1 : Interrupt request issued
b0 Interrupt control register 2
(ICON2 : address 003F16)
Timer 4 interrupt enable bit
Timer 5 interrupt enable bit
Timer 6 interrupt enable bit
Serial I/O2 receive interrupt enable bit
INT3/serial I/O2 transmit interrupt enable bit
INT4 interrupt enable bit
AD conversion interrupt enable bit
FLD blanking interrupt enable bit
FLD digit interrupt enable bit
Not used (returns “0” when read)
(Do not write “1” to this bit.)
0 : Interrupt disabled
1 : Interrupt enabled
18

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]