NXP Semiconductors
SC18IM700
Master I2C-bus controller with UART interface
8. I2C-bus serial interface
The I2C-bus uses two wires (SDA and SCL) to transfer information between devices
connected to the bus, and it has the following features:
• Bidirectional data transfer between masters and slaves
• Multi-master bus (no central master)
• Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
• Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
• Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
A typical I2C-bus configuration is shown in Figure 12. The SC18IM700 device provides a
byte-oriented I2C-bus interface that supports data transfers up to 400 kHz.
I2C-bus
VDD
RPU
SC18IM700
RPU
I2C-BUS
DEVICE
Fig 12. I2C-bus configuration
SDA
SCL
I2C-BUS
DEVICE
002aab801
SC18IM700_2
Product data sheet
Rev. 02 — 10 August 2007
© NXP B.V. 2007. All rights reserved.
8 of 22