TMC2192 查看數據表（PDF） - Cadeka Microcircuits LLC.
零件编号
产品描述 (功能)
比赛名单
TMC2192 Datasheet PDF : 69 Pages
| |||
PRODUCT SPECIFICATION
TMC2192
SY
BR BU CBP
VA
Figure 8. Horizontal Timing
FP
65-6294-10
Table 5. Horizontal Timing Specifications
Parameter
FP
SY
BR
BU
CBP
VA
H
NTSC-M
(µs)
1.5
4.7
0.6
2.5
1.6
52.6556
63.5556
PAL-I
(µs)
1.65
4.7
0.9
2.25
2.55
51.95
64.0
PAL-M
(µs)
1.9
4.95
0.9
2.25
1.8
51.692
63.492
Vertical interval timing is also fully programmable, and is
established by loading the timing registers with the dura-
tion’s of each vertical timing element, the duration expressed
in PCK clock cycles. In this way as with horizontal program-
ming, any pixel rate between 10 and 15 Mpps can be accom-
modated, and any desired standard or non-standard vertical
video timing may be produced.
Like horizontal timing parameters, vertical timing parame-
ters are calculated as follows:
t = N x ( PCK period )
= N x ( 2 x PXCK period )
where N is the value loaded into the appropriate timing reg-
ister, and PCK is the pixel clock period.
The vertical interval comprises several different line types
based upon H, the Horizontal line time.
H = (2 x SL) + (2 x SH) [Vertical sync pulses]
= (2 x EL) + (2 x EH) [Equalization pulses]
H
H/2
EL
EH
SL
Figure 9. Horizontal Timing – Vertical Blanking
The VB and VC control registers are added to produce the
half-lines needed in the vertical interval at the beginning and
end of some fields. These must properly mate with compo-
nents of the normal lines.
SH
65-6294-11
REV. 1.0.0 8/13/03
13
Share Link: 