datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

TS80C51U2 查看數據表(PDF) - Temic Semiconductors

零件编号
产品描述 (功能)
比赛名单
TS80C51U2 Datasheet PDF : 67 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
TS80C51U2
TS83C51U2
TS87C51U2
XTAL1
XTAL1:2
X2 bit
CPU clock
STD Mode
X2 Mode
STD Mode
Figure 2. Mode Switching Waveforms
The X2 bit in the CKCON register (See Table 4.) allows to switch from 12 clock cycles per instruction to 6 clock
cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature
(X2 mode).
CAUTION
In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals
using clock frequency as time reference (UARTs, timers) will have their time reference divided by two. For example
a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with
4800 baud rate will have 9600 baud rate.
Rev. C - Aug. 24, 1999
9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]