UPD4564323 查看數據表（PDF） - NEC => Renesas Technology

零件编号

产品描述 (功能)

比赛名单

UPD4564323

64M-bit Synchronous DRAM 4-bank, LVTTL

NEC => Renesas Technology 

µPD4564323 for Rev. E

5. Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

(1) To stabilize internal circuits, when power is applied, a 100 µs or longer pause must precede any signal toggling.

(2) After the pause, all banks must be precharged using the Precharge command (The Precharge all banks

command is convenient).

(3) Once the precharge is completed and the minimum tRP is satisfied, the mode register can be programmed. After

the mode register set cycle, tRSC (2 CLK minimum) pause must be satisfied as well.

(4) Two or more CBR (Auto) refresh must be performed.

Remarks 1. The sequence of Mode register programming and Refresh above may be transposed.

2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

18

Data Sheet M14376EJ2V0DS00

Share Link: