datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

XRD8775 查看數據表(PDF) - Exar Corporation

零件编号
产品描述 (功能)
比赛名单
XRD8775 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
XRD8775
APPLICATION NOTES
Signals should not exceed AVDD +0.5V or go below
AGND -0.5V or DVDD +0.5V or DGND -0.5V. All pins
have internal protection diodes that will protect them
from short transients (<100µs) outside the supply
range.
AGND and DGND pins are connected internally through
the P- substrate. DC voltage differences between these
pins will cause undesirable internal substrate currents.
The power supply (AVDD) and reference voltage (VRT &
VRB) pins should be decoupled with 0.1µF and 10µF
capacitors to AGND, placed as close to the chip as
possible.
The digital outputs should not drive long wires or buses.
The capacitive coupling and reflections will contribute
noise to the conversion.
To avoid timing errors, use the rising edge of the sample
clock (CLK) to latch data from the XRD8775 to other
parts of the system.
The reference can be biased internally by shorting VRT
to VRTS and VRB to VRBS. This will generate 0.6V at VRB
and 2.6V at VRT (see Figure 5.).
If the internal reference pins VRTS and/or VRBS are not
used they should be left unconnected.
1.0
0.8
0.6
0.4
0.2
0.0
-0.2
-0.4
-0.6
-0.8
-1.0
0
Vdd = 5.0V
Vrt = 2.6V
Vrb = 0.6V
Fs = 15MHz
Ta = 25 oC
32
64
96
128
160
192
224
256
Code
Graph 1. DNL vs. Code
Rev. 4.00
6

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]