100304PC 查看數據表（PDF） - Fairchild Semiconductor

零件编号

产品描述 (功能)

比赛名单

100304PC

Low Power Quint AND/NAND Gate

Fairchild Semiconductor 

Industrial Version

PLCC DC Electrical Characteristics (Note 4)

VEE = −4.2V to −5.7V, VCC = VCCA = GND, TC = −40°C to +85°C

Symbol

Parameter

TC = −40°C

Min

Max

TC = 0°C to +85°C

Min

Max

Units

Conditions

VOH

VOL

VOHC

VOLC

VIH

Output HIGH Voltage

Output LOW Voltage

Output HIGH Voltage

Output LOW Voltage

Input HIGH Voltage

−1085

−1830

−1095

−1170

−870

−1575

−1565

−870

−1025

−1830

−1035

−1165

−870

−1620

−1610

−870

mV

VIN =VIH (Max)

or VIL (Min)

Loading with

50Ω to −2.0V

mV

VIN = VIH(Min)

or VIL (Max)

Loading with

50Ω to −2.0V

mV Guaranteed HIGH Signal

for All Inputs

VIL

Input LOW Voltage

−1830 −1480 −1830 −1475

mV Guaranteed LOW Signal

for All Inputs

IIL

Input LOW Current

0.50

0.50

µA

VIN = VIL (Min)

IIH

Input HIGH Current

D2a–D2e

250

250

µA

VIN = VIH (Max)

D1a–D1e

350

350

IEE

Power Supply Current

−69

−30

−69

−30

mA Inputs OPEN

Note 4: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional

noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-

sen to guarantee operation under “worst case” conditions.

PLCC AC Electrical Characteristics

VEE = −4.2V to −5.7V, VCC = VCCA = GND

Symbol

Parameter

tPLH

Propagation Delay

tPHL

Dna–Dne to O, O

tPLH

Propagation Delay

tPHL

Data to F

tTLH

Transition Time

tTHL

20% to 80%, 80% to 20%

TC = 40°C

Min

Max

0.35

1.55

1.00

2.40

0.35

1.10

TC = +25°C

Min

Max

0.40

1.45

1.00

2.40

0.35

1.15

TC = +85°C

Min

Max

0.40

1.55

Units

ns

Conditions

1.15

3.00

ns Figures 1, 2

0.35

1.10

ns

3

www.fairchildsemi.com

Share Link: