74ALVT16823 查看數據表（PDF） - Philips Electronics
零件编号
产品描述 (功能)
比赛名单
74ALVT16823 Datasheet PDF : 12 Pages
| |||
Philips Semiconductors
2.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
Product specification
74ALVT16823
AC SETUP REQUIREMENTS (2.5V "0.2V RANGE)
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500Ω, Tamb = –40°C to +85°C
SYMBOL
PARAMETER
WAVEFORM
ts(H)
ts(L)
Setup time, High or Low
nDx to nCP
3
th(H)
th(L)
Hold time, High or Low
nDx to nCP
3
tw(H)
tw(L)
nCP pulse width
High or Low
1
ts(H)
ts(L)
Setup time, High or Low
nCE to nCP
3
th(H)
th(L)
Hold time, High or Low
nCE to nCP
3
tw(L)
nMR pulse width, Low
2
trec
Recovery time
nMR to nCP
2
LIMITS
VCC = +2.5V ±0.2V
MIN
TYP
1.0
0.5
1.8
1.3
0.1
–1.4
0.1
–0.5
2.0
0.8
3.0
2.1
1.0
0.2
0.5
–0.1
1.0
0.2
1.0
–0.1
2.0
0.8
2.0
1.3
UNIT
ns
ns
ns
ns
ns
ns
ns
AC WAVEFORMS
For all waveforms, VM = 1.5V or VCC/2 whichever is less
The shaded areas indicate when the input is permitted to change for
predictable output performance.
nCP
nQx
1/fMAX
VM
tw(H)
tPHL
tw(L)
VM
tPLH
VM
VM
3.0V or VCC
whichever
is less
0V
VOH
0V
SH00017
Waveform 1. Propagation Delay, Clock Input to Output,
Clock Pulse Width, and Maximum Clock Frequency
nMR
nCP
nQx
VM
VM
tw(L)
tPHL
VM
tREC
VM
3.0V or VCC
whichever
is less
0V
3.0V or VCC
whichever
is less
0V
VOH
0V
SH00018
Waveform 2. Master Reset Pulse WIdth, Master Reset to
Output Delay and Master Reset to Clock Recovery Time
nDx,
nCE
nCP
VM VM
VM VM
ts(H)
th(H)
VM
ts(L)
th(L)
VM
3.0V or VCC
whichever
is less
0V
3.0V or VCC
whichever
is less
0V
Waveform 3. Data Setup and Hold Times
SH00019
nOE
VM
tPZH
VM
tPHZ
3.0V or VCC
whichever
is less
0V
VOH
VM
VOH–0.3V
nQx
0V
SH00020
Waveform 4. 3-State Output Enable Time to High Level
and Output Disable Time from High Level
1998 Jun 12
8
Share Link: 