datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74HC3G06 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
比赛名单
74HC3G06
Philips
Philips Electronics Philips
74HC3G06 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Inverter with open-drain outputs
Product specification
74HC3G06; 74HCT3G06
FEATURES
Wide supply voltage range from 2.0 to 6.0 V
High noise immunity
Low power dissipation
SOT505-2 and SOT765-1 package
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 to +85 °C and 40 to +125 °C.
DESCRIPTION
The 74HC3G06/74HCT3G06 is a high-speed Si-gate
CMOS device. Specified in compliance with JEDEC
standard no. 7A.
The 74HC3G06/74HCT3G06 provides three inverting
buffers.
The outputs of the 74HC3G06; 74HCT3G06 devices are
open drains and can be connected to other open-drain
outputs to implement active-LOW wired-OR or
active-HIGH wired-AND functions. For digital operation
this device must have a pull-up resistor to establish a logic
HIGH-level.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf 6.0 ns.
SYMBOL
PARAMETER
CONDITIONS
tPZL
propagation delay nA to nY
CL = 50 pF; VCC = 4.5 V
tPLZ
propagation delay nA to nY
CL = 50 pF; VCC = 4.5 V
CI
input capacitance
CPD
power dissipation capacitance per buffer notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. For 74HC3G06 the condition is VI = GND to VCC.
For 74HCT3G06 the condition is VI = GND to VCC 1.5 V.
TYPICAL
HC3G
9
11
1.5
4
HCT3G
9
12
1.5
4
UNIT
ns
ns
pF
pF
2003 Dec 02
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]