datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74V2G32(2004) 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
比赛名单
74V2G32
(Rev.:2004)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
74V2G32 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
74V2G32
DUAL 2-INPUT OR GATE
s HIGH SPEED: tPD = 3.0ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 1µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8mA (MIN) at VCC = 4.5V
IIOH| = IOL = 4mA (MIN) at VCC = 3.0V
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V2G32 is an advanced high-speed CMOS
DUAL 2-INPUT OR GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
The internal circuit is composed of 3 stages
including buffer output, which provide high noise
immunity and stable output.
SOT23-8L
ORDER CODES
PACKAGE
SOT23-8L
T&R
74V2G32STR
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage.
This device can be used to interface 5V to 3V
systems and it is ideal for portable applications
like personal digital assistant, camcorder and all
battery-powered equipment.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them ESD immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
March 2004
1/8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]