datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AD7490BRUZ-REEL7 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
比赛名单
AD7490BRUZ-REEL7 Datasheet PDF : 29 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD7490
SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, REFIN = 2.5 V, fSCLK1 = 20 MHz, TA = TMIN to TMAX, unless otherwise noted. Temperature range (B Version):
−40°C to +85°C.
Table 1.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
fIN = 50 kHz sine wave, fSCLK = 20 MHz
Signal-to-(Noise + Distortion) (SINAD)2
VDD = 5 V
69
70.5
dB
Signal-to-Noise Ratio (SNR)2
VDD = 3 V
68
69.5
dB
69.5
dB
Total Harmonic Distortion (THD)2
VDD = 5 V
−84
−74
dB
VDD = 3 V
Peak Harmonic or Spurious Noise (SFDR)2 VDD = 5 V
−77
−71
dB
−86
−75
dB
Intermodulation Distortion (IMD)2
VDD = 3 V
fa = 40.1 kHz, fb = 41.5 kHz
−80
−73
dB
Second-Order Terms
−85
dB
Third-Order Terms
−85
dB
Aperture Delay
10
ns
Aperture Jitter
50
ps
Channel-to-Channel Isolation2
fIN = 400 kHz
−82
dB
Full Power Bandwidth
3 dB
8.2
MHz
0.1 dB
1.6
MHz
DC ACCURACY2
Resolution
12
Bits
Integral Nonlinearity
±1
LSB
Differential Nonlinearity
Guaranteed no missed codes to 12 bits
−0.95/+1.5 LSB
0 V to REFIN Input Range
Straight binary output coding
Offset Error
±0.6
±8
LSB
Offset Error Match
±0.5
LSB
Gain Error
±2
LSB
Gain Error Match
±0.6
LSB
0 V to 2 × REFIN Input Range
−REFIN to +REFIN biased about REFIN
with twos complement output coding
offset
Positive Gain Error
±2
LSB
Positive Gain Error Match
±0.5
LSB
Zero Code Error
±0.6
±8
LSB
Zero Code Error Match
±0.5
LSB
Negative Gain Error
±1
LSB
Negative Gain Error Match
±0.5
LSB
ANALOG INPUT
Input Voltage Range
RANGE bit set to 1
0
REFIN
V
RANGE bit set to 0, VDD = 4.75 V to 5.25 V 0
for 0 V to 2 × REFIN
2 × REFIN V
DC Leakage Current
±1
µA
Input Capacitance
20
pF
REFERENCE INPUT
REFIN Input Voltage
±1% specified performance
2.5
V
DC Leakage Current
±1
µA
REFIN Input Impedance
fSAMPLE = 1 MSPS
36
kΩ
Rev. D | Page 3 of 28

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]