AD9434-370EBZ(RevA) 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
比赛名单
AD9434-370EBZ Datasheet PDF : 28 Pages
| |||
AD9434
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = −40°C, TMAX = +85°C, fIN = −1.0 dBFS, full scale = 1.5 V, unless otherwise noted.
Table 3.
Parameter1
CLOCK INPUTS
Logic Compliance
Internal Common-Mode Bias
Differential Input Voltage
High Level Input (VIH)
Low Level Input (VIL)
High Level Input Current (IIH)
Low Level Input Current (IIL)
Input Resistance (Differential)
Input Capacitance
LOGIC INPUTS
Logic 1 Voltage
Logic 0 Voltage
Logic 1 Input Current (SDIO, CSB)
Logic 0 Input Current (SDIO, CSB)
Logic 1 Input Current (SCLK, PDWN)
Logic 0 Input Current (SCLK, PDWN)
Input Capacitance
LOGIC OUTPUTS2
VOD Differential Output Voltage
VOS Output Offset Voltage
Output Coding
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
Full
Full
AD9434-370
Min
Typ Max
AD9434-500
Min
Typ Max
CMOS/LVDS/LVPECL
0.9
CMOS/LVDS/LVPECL
0.9
0.2
1.8
0.2
1.8
−1.8
−0.2
−1.8
−0.2
−10
+10
−10
+10
−10
+10
−10
+10
8
10 12
8
10 12
4
4
0.8 × DRVDD
0.8 × DRVDD
0.2 × DRVDD
0.2 × DRVDD
0
0
−60
−60
50
50
0
0
4
4
247
1.125
454
247
454
1.375
1.125
1.375
Twos complement, Gray code, or offset binary (default)
Unit
V
V p-p
V p-p
μA
μA
kΩ
pF
V
V
μA
μA
μA
μA
pF
mV
V
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.
2 LVDS RTERMINATION = 100 Ω.
Rev. A | Page 5 of 28
Share Link: 