ADV7322 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
比赛名单
ADV7322 Datasheet PDF : 92 Pages
| |||
ADV7322
SPECIFICATIONS
VAA = 2.375 V to 2.625 V, VDD = 2.375 V to 2.625 V, VDD_IO = 2.375 V to 3.6 V, VREF = 1.235 V, RSET = 3040 Ω, RLOAD = 300 Ω.
All specifications TMIN to TMAX (0°C to 70°C), unless otherwise noted.
Table 2.
Parameter
STATIC PERFORMANCE1
Resolution
Integral Nonlinearity
Differential Nonlinearity,2 +ve
Differential Nonlinearity,2 −ve
DIGITAL OUTPUTS
Output Low Voltage, VOL
Output High Voltage, VOH
Three-State Leakage Current
Three-State Output Capacitance
DIGITAL AND CONTROL INPUTS
Input High Voltage, VIH
Input Low Voltage, VIL
Input Leakage Current
Input Capacitance, CIN
ANALOG OUTPUTS
Full-Scale Output Current
Output Current Range
DAC-to-DAC Matching
Output Compliance Range, VOC
Output Capacitance, COUT
VOLTAGE REFERENCE
Internal Reference Range, VREF
External Reference Range, VREF
VREF Current4
POWER REQUIREMENTS
Normal Power Mode
IDD5
IDD_IO
IAA7, 8
Sleep Mode
IDD
IAA
IDD_IO
POWER-SUPPLY REJECTION RATIO
Min
2.4 [2.0]3
2
4.1
4.1
0
1.15
1.15
Typ
Max
11
1.5
0.5
1.0
0.4 [0.4]3
±1.0
2
0.8
10
2
4.33
4.6
4.33
4.6
1.0
1.0
1.4
7
1.235 1.3
1.235 1.3
±10
Unit Test Conditions
Bits
LSB
LSB
LSB
V
ISINK = 3.2 mA
V
ISOURCE = 400 µA
µA
VIN = 0.4 V, 2.4 V
pF
V
V
µA
VIN = 2.4 V
pF
mA
mA
%
V
pF
V
V
µA
137
78
73
140
1906
1.0
37
45
80
7
250
0.01
mA
SD only (16×)
mA
PS only (8×)
mA
HDTV only (2×)
mA
SD (16×, 8-bit) + PS (8×, 16-bit)
mA
mA
µA
µA
µA
%/%
1 Oversampling disabled. Static DAC performance improves with increased oversampling ratios.
2 DNL measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value; for −ve DNL, the
actual step value lies below the ideal step value.
3 For values in brackets, VDD_IO = 2.375 V to 2.75 V.
4 External current required to overdrive internal VREF.
5 IDD, the circuit current, is the continuous current required to drive the digital core.
6 Guaranteed maximum by characterization.
7 All DACs on.
8 IAA is the total current required to supply all DACs, including the VREF circuitry and the PLL circuitry.
Rev. 0 | Page 6 of 92
Share Link: 