ICS9172-03CN16 查看數據表（PDF） - Integrated Circuit Systems
零件编号
产品描述 (功能)
比赛名单
ICS9172-03CN16 Datasheet PDF : 8 Pages
| |||
AV9172
Electrical Characteristics
VDD =+5V±5%, TA=0°C to 70°C unless otherwise stated
PARAMETER
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
Output Low Voltage
Output High Voltage
Supply Current
Input Clock Rise Time
Input Clock Fall Time
Output Rise time, 0.8 to 2.0V
Rise time, 20% to 80% VDD
Output Fall time, 2.0 to 0.8V
Fall time, 80% to 20% VDD
Output Duty cycle
Jitter, 1 sigma
Jitter, absolute
Input Frequency (-01,-03)
Input Frequency (-07)
Output Frequency
(-01,-03, -07)
FBIN to IN skew
FBIN to IN skew
Skew between any 2 outputs at
same frequency
Skew between any 2 outputs at
different frequencies
SYMBOL
VIL
VIH
IIL
IIH
VOL*
VOH*
IDD
ICLKr*
ICLKf*
tr*
tr*
tf*
tf*
dt*
T1s*
Tabs*
fi*
fi*
DC Characteristics
TEST CONDITIONS
VDD=5V
VDD=5V
VIN=0V
VIN=V
IOL=25mA
IOH=-25mA
Unloaded, 50 MHz outputs
AC Characteristics
15pF load
15pF load
15pF load
15pF load
15pF load
fo*
Note 1
tskew1*
tskew1*
tskew2*
Note 2, 4. Input rise time
< 3ns
Note 2, 4. Input rise time
< 10ns
Note 2, 4
Note 2, 4
MIN
-
2.0
-5
-5
-
2.4
-
-
-
-
-
-
-
45
10
20
10
-500
1000
-250
TYP
-
-
-
-
0.5
-
35
-
-
0.7
1.2
0.7
1.2
49/51
60
ae200
-300
-500
±50
*Parameter guaranteed by design and characterization. Not 100% tested in production.
MAX
0.8
-
5
5
0.8
-
60
10
10
1
2
1
2
55
50
100
100
500
1000
250
500
Notes:
1. Output frequency includes both the Fast Clock (2X or 1X) and the Slow Clock (1X or 0.5X) extremes.
2. All skew specifications are measured with a 50W transmission line, load terminated with 50W to 1.4V.
3. Duty cycle measured at 1.4V.
4. Skew measured at 1.4V on rising edges. Loading must be equal on outputs.
UNITS
V
V
µA
µA
V
V
mA
ns
ns
ns
ns
ns
ns
%
ps
ps
MHz
MHz
MHz
ps
ps
ps
ps
6
Share Link: 