CY7C1298H 查看數據表（PDF） - Cypress Semiconductor

零件编号

产品描述 (功能)

比赛名单

CY7C1298H

1-Mbit (64K x 18) Pipelined DCD Sync SRAM

Cypress Semiconductor 

CY7C1298H

Switching Waveforms

Read Timing[16]

CLK

ADSP

ADSC

ADDRESS

GW, BWE,BW

[A:B]

CE

ADV

OE

Data Out (Q)

tCYC

tCH tCL

tADS tADH

tADS tADH

tAS tAH

A1

A2

tWES tWEH

tCES tCEH

A3

Burst continued with

new base address

Deselect

cycle

tADVS tADVH

ADV suspends burst

High-Z

t

CLZ

tCO

tOEHZ

Q(A1)

Single READ

tOEV

tOELZ

tCO

tDOH

Q(A2) Q(A2 + 1)

Q(A2 + 2)

Q(A2 + 3)

BURST READ

tCHZ

Q(A2) Q(A2 + 1) Q(A3)

Burst wraps around

to its initial state

DON’T CARE

UNDEFINED

Note:

16. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05665 Rev. *B

Page 11 of 16

[+] Feedback

Share Link: