CY7C1326H 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
比赛名单
CY7C1326H Datasheet PDF : 15 Pages
| |||
CY7C1326H
Truth Table[2, 3, 4, 5, 6, 7]
Next Cycle Add. Used ZZ CE1 CE2 CE3 ADSP ADSC ADV OE
Unselected
None
L
H
XX
X
L
X
X
DQ
Tri-State
Write
X
Unselected
None
L
L
XH
L
X
X
X
Tri-State
X
Unselected
None
L
L
LX
L
X
X
X
Tri-State
X
Unselected
None
L
L
XH
H
L
X
X
Tri-State
X
Unselected
None
L
L
LX
H
L
X
X
Tri-State
X
Begin Read
External
L
L
HL
L
X
X
X
Tri-State
X
Begin Read
External
L
L
HL
H
L
X
X
Tri-State Read
Continue Read Next
L
X
XX
H
H
L
H
Tri-State Read
Continue Read Next
L
X
XX
H
H
L
L
DQ
Read
Continue Read Next
L
H
XX
X
H
L
H
Tri-State Read
Continue Read Next
L
H
XX
X
H
L
L
DQ
Read
Suspend Read Current
L
X
XX
H
H
H
H
Tri-State Read
Suspend Read Current
L
X
XX
H
H
H
L
DQ
Read
Suspend Read Current
L
H
XX
X
H
H
H
Tri-State Read
Suspend Read Current
L
H
XX
X
H
H
L
DQ
Read
Begin Write
Current
L
X
XX
H
H
H
X
Tri-State Write
Begin Write
Current
L
H
XX
X
H
H
X
Tri-State Write
Begin Write
External
L
L
HL
H
H
X
X
Tri-State Write
Continue Write Next
L
X
XX
H
H
H
X
Tri-State Write
Continue Write Next
L
H
XX
X
H
H
X
Tri-State Write
Suspend Write Current
L
X
XX
H
H
H
X
Tri-State Write
Suspend Write Current
L
H
XX
X
H
H
X
Tri-State Write
ZZ “Sleep”
None
H
X
XX
X
X
X
X
Tri-State
X
Truth Table for Read/Write[2, 3]
Read
Function
GW
BWE
BWB
BWA
H
H
X
X
Read
H
L
H
H
Write Byte A – (DQA and DQPA)
Write Byte B – (DQB and DQPB)
Write Bytes B, A
H
L
H
L
H
L
L
H
H
L
L
L
Write All Bytes
H
L
L
L
Write All Bytes
L
X
X
X
Notes:
2. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more Byte Write Enable signals (BWA, BWB) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA, BWB),
BWE, GW = H.
4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
5. CE1, CE2, and CE3 are available only in the TQFP package. BGA package has only 2 chip selects CE1 and CE2.
6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW[A: B]. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to Tri-State. OE is a
don't care for the remainder of the Write cycle
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Tri-State when OE
is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
Document #: 38-05675 Rev. *B
Page 6 of 15
[+] Feedback
Share Link: 