CY7C186-35PC 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
比赛名单
CY7C186-35PC Datasheet PDF : 9 Pages
| |||
Switching Waveforms
Read Cycle No. 1[9]
tRC
ADDRESS
DATA OUT
tOHA
tAA
PREVIOUS DATA VALID
Read Cycle No. 2[10, 11]
CE1
tRC
CY7C186
DATA VALID
CE2
OOEE
DATA OUT
VCC
SUPPLY
CURRENT
tACE
tDOE
tLZOE
HIGH IMPEDANCE
tLZCE
tPU
50%
Write Cycle No. 1 (WE Controlled)[11, 12]
ADDRESS
CE1
CCEE2
WE
tSA
DATA VALID
tWC
tSCEI
tAW
tSCE2
tPWE
OE
DATA I/O
NOTE 13
tHZOE
tSD
DATAIN VALID
Notes:
9. Device is continuously selected. OE, CE1 = VIL. CE2 = VIH.
10. WE is HIGH for read cycle.
11. Data I/O is High Z if OE = VIH, CE1 = VIH, or WE = VIL.
12. Address valid prior to or coincident with CE1 transition LOW and CE2 transition HIGH.
13. During this period, the I/Os are in the output state and input signals should not be applied.
Document #: 38-05280 Rev. **
tHZOE
tHZCE
HIGH
IMPEDANCE
tPD
ICC
50%
ISB
t HA
tHD
Page 4 of 9
Share Link: 