FDC37C665IR 查看數據表（PDF） - SMSC -> Microchip
零件编号
产品描述 (功能)
比赛名单
FDC37C665IR Datasheet PDF : 162 Pages
| |||
PIN NO.
NAME
48-51 Data Bus 0-7
53-56
44 nI/O Read
45 nI/O Write
46 Address Enable
28-34 I/O Address
41-43
52 FDC DMA
Request
36 nDMA
Acknowledge
35 Terminal Count
DESCRIPTION OF PIN FUNCTIONS
BUFFER
SYMBOL TYPE
DESCRIPTION
HOST PROCESSOR INTERFACE
D0-D7
I/O12
The data bus connection used by the host
microprocessor to transmit data to and from
the FDC37C665IR. These pins are in a
high-impedance state when not in the output
mode.
nIOR
I
This active low signal is issued by the host
microprocessor to indicate a read operation.
nIOW
I
This active low signal is issued by the host
microprocessor to indicate a write operation.
AEN
I
Active high Address Enable indicates DMA
operations on the host data bus. Used
internally to qualify appropriate address
decodes.
A0-A9
I
These host address bits determine the I/O
address to be accessed during nIOR and
nIOW cycles. These bits are latched
internally by the leading edge of nIOR and
nIOW.
FDRQ
O12 This active high output is the DMA request
for byte transfers of data to the host. This
signal is cleared on the last byte of the data
transfer by the nDACK signal going low (or
by nIOR going low if nDACK was already
low as in demand mode).
nDACK
I
An active low input acknowledging the
request for a DMA transfer of data. This
input enables the DMA read or write
internally.
TC
I
This signal indicates to the FDC37C665IR
that data transfer is complete. TC is only
accepted when nDACK or nPDACK is low.
In AT and PS/2 model 30 modes, TC is
active high and in PS/2 mode, TC is active
low.
5
Share Link: 