datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

GS9023A 查看數據表(PDF) - Gennum -> Semtech

零件编号
产品描述 (功能)
比赛名单
GS9023A Datasheet PDF : 37 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Empty
Video signal before GS9023A
Empty
Empty
Video signal after GS9023A Insertion of Audio Group 1 ("CASCADE" = HIGH)
Figure 4
Audio Channels
(CH1/2/3/4)
Audio Channels
(CH5/6/7/8)
Audio Channels
(CH9/10/11/12)
Audio Channels
(CH13/14/15/16)
VIDEO IN
S/P
CLK
54MHz
36MHz
27MHz
17.7MHz
PLL
14.3MHz
CPU
DIN DOUT
AINA
AINB
PCLK
ACLK
DEMUX/MUX
WCIN
DIN DOUT
AINA
AINB
PCLK
ACLK
DEMUX/MUX
WCIN
Group DID No.
DIN
AINA
AINB
DOUT
PCLK
ACLK
DEMUX/MUX
WCIN
DIN DOUT
AINA
AINB
PCLK
ACLK
DEMUX/MUX
WCIN
Figure 5 Multiplex Mode Cascadable Architecture
VIDEO
OUT
P/S
In cases where an audio data packet does not fit inside the
remaining HANC space, the audio packet is discarded. In
this case, the “ADERR” bit of Host Interface Register #7h is
HIGH indicating an audio packet multiplexing error. The
error bit is cleared once accessed by the Host Interface.
By cascading four GS9023A devices, it is possible to
multiplex up to 16 audio channels (according to SMPTE
272) in a component video signal as shown in Figure 5.
NOTE 1: In the 525/D1 video format, only 15 channels of 24
bit audio can be multiplexed.
NOTE 2: In cascade mode, audio samples embedded by
the first GS9023A may be delayed by up to one audio
sample with respect to the audio embedded by cascaded
devices.
NOTE 3: When multiplexing audio data into a 525-line video
signal at 29.97fps, the GS9023A establishes a 5-frame
sequence based on the relationship between the incoming
audio and the input video timing. When multiple GS9023As
are used to multiplex several audio channels, the video
signal will undergo a processing delay of 13 video clock
cycles through each device. This may affect the timing
relationship between the devices such that a different 5-
frame sequence may be established in a subsequent
GS9023A. For example, Figure 6 shows two GS9023As
cascaded to multiplex eight audio channels. The video
signal will be delayed 13 video clock cycles in the first
encoder. This timing discrepancy may cause the second
GS9023A to establish a different 5-frame sequence from the
first.
GENNUM CORPORATION
12 of 37
19795 - 6

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]