datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

HD74AC125 查看數據表(PDF) - Renesas Electronics

零件编号
产品描述 (功能)
比赛名单
HD74AC125
Renesas
Renesas Electronics Renesas
HD74AC125 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
HD74AC125/HD74ACT125
Quad Buffer/Line Driver with 3-State Output
REJ03D0246–0300
Rev.3.00
Nov.12.2004
Description
The HD74AC125/HD74ACT125 is an quad buffer and line driver designed to be employed as a memory address driver,
clock driver and bus oriented transmitter/receiver which provides improved PC board density.
Features
3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
Outputs Source/Sink 24 mA
HD74ACT125 has TTL-Compatible Inputs
Ordering Information: Ex. HD74AC125
Part Name
Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity)
HD74AC125P
DIP-14 pin
DP-14, -14AV P
HD74AC125FPEL SOP-14 pin (JEITA) FP-14DAV
FP
EL (2,000 pcs/reel)
HD74AC125RPEL SOP-14 pin (JEDEC) FP-14DNV
RP
EL (2,500 pcs/reel)
HD74AC125TELL TSSOP-14 pin
TTP-14DV
T
ELL (2,000 pcs/reel)
Notes: 1. Please consult the sales office for the above package availability.
2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of
the package code.
Pin Arrangement
E1
D2
O3
E4
D5
O6
GND 7
(Top view)
14 VCC
13 E
12 D
11 O
10 E
9D
8O
Rev.3.00, Nov.12.2004, page 1 of 8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]