datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

HD74HC131 查看數據表(PDF) - Hitachi -> Renesas Electronics

零件编号
产品描述 (功能)
比赛名单
HD74HC131 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
HD74HC131
3-to-8-line Decoder/Demultiplexer with Edge-Triggered
Address Registers
Description
The HD74HC131 is 3-to-8 linedecoder. It has Address select inputs (A,B,C) and D type register.
Address select data store to D type registers, during the positive going transition of the clock pulse.
Output control (G 1, G2) are independent of select input and CLK input, and when G1 is low or G2 = High,
all outputs is high.
Features
High Speed Operation: tpd (CLK to Y) = 20 ns typ (CL = 50 pF)
High Output Current: Fanout of 10 LSTTL Loads
Wide Operating Voltage: VCC = 2 V to 6 V
Low Input Current: 1 µA max
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]