IDT2305B 查看數據表（PDF） - Integrated Device Technology
零件编号
产品描述 (功能)
比赛名单
IDT2305B Datasheet PDF : 10 Pages
| |||
IDT2305B
3.3V ZERO DELAY CLOCK BUFFER
OPERATING CONDITIONS - COMMERCIAL
Symbol
Parameter
VDD
Supply Voltage
TA
Operating Temperature (Ambient Temperature)
CL
Load Capacitance < 100MHz
Load Capacitance 100MHz - 133MHz
CIN
Input Capacitance
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Min.
Max.
Unit
3
3.6
V
0
70
°C
—
30
pF
—
10
—
7
pF
DC ELECTRICAL CHARACTERISTICS - COMMERCIAL
Symbol
Parameter
Conditions
VIL
Input LOW Voltage Level
VIH
Input HIGH Voltage Level
IIL
Input LOW Current
VIN = 0V
IIH
Input HIGH Current
VIN = VDD
VOL
Output LOW Voltage
Standard Drive
IOL = 8mA
High Drive
IOL = 12mA (-1H)
VOH
Output HIGH Voltage
Standard Drive
IOH = -8mA
High Drive
IOH = -12mA (-1H)
IDD_PD
Power Down Current
REF = 0MHz
IDD
Supply Current
Unloaded Outputs at 66.66MHz
Min.
Max.
Unit
—
0.8
V
2
—
V
—
50
μA
—
100
μA
—
0.4
V
2.4
—
V
—
12
μA
—
32
mA
SWITCHING CHARACTERISTICS (2305B-1) - COMMERCIAL(1,2)
Symbol
Parameter
Conditions
Min.
t1
Output Frequency
10pF Load
10
30pF Load
10
Duty Cycle = t2 ÷ t1
t3
Rise Time
t4
Fall Time
t5
Output to Output Skew
Measured at 1.4V, FOUT = 66.66MHz
40
Measured between 0.8V and 2V
—
Measured between 0.8V and 2V
—
All outputs equally loaded
—
t6
Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2
—
t7
Device-to-Device Skew
Measured at VDD/2 on the CLKOUT pins of devices
—
tJ
Cycle-to-Cycle Jitter, pk - pk
Measured at 66.66MHz, loaded outputs
—
tLOCK PLL Lock Time
Stable power supply, valid clock presented on REF pin —
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
Typ. Max. Unit
— 133 MHz
— 100
50 60
%
— 2.5
ns
— 2.5
ns
— 250
ps
0 ±350 ps
0 700
ps
— 200
ps
—
1
ms
3
Share Link: 