datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

IDT71016S20YG 查看數據表(PDF) - Integrated Device Technology

零件编号
产品描述 (功能)
比赛名单
IDT71016S20YG
IDT
Integrated Device Technology IDT
IDT71016S20YG Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
CMOS Static RAM
1 Meg (64K x 16-Bit)
IDT71016
Features
64K x 16 advanced high-speed CMOS Static RAM
Equal access and cycle times
– Commercial and Industrial: 12/15/20ns
One Chip Select plus one Output Enable pin
Bidirectional data inputs and outputs directly TTL-
compatible
Low power consumption via chip deselect
Upper and Lower Byte Enable Pins
Commercial and industrial product available in 44-pin
Plastic SOJ package and 44-pin TSOP package
Functional Block Diagram
Output
OE
Enable
Buffer
Description
The IDT71016 is a 1,048,576-bit high-speed Static RAM organized
as 64K x 16. It is fabricated using IDT’s high-perfomance, high-reliability
CMOS technology. This state-of-the-art technology, combined with
innovative circuit design techniques, provides a cost-effective solution for
high-speed memory needs.
The IDT71016 has an output enable pin which operates as fast as 7ns,
with address access times as fast as 12ns. All bidirectional inputs and
outputs of the IDT71016 are TTL-compatible and operation is from a single
5V supply. Fully static asynchronous circuitry is used, requiring no clocks
or refresh for operation.
The IDT71016 is packaged in a JEDEC standard 44-pin Plastic SOJ
and 44-pin TSOP Type II.
A0 - A15
Address
Buffers
Chip
CS
Enable
Buffer
Write
WE
Enable
Buffer
BHE
BLE
Byte
Enable
Buffers
©2004 Integrated Device Technology, Inc.
Row / Column
Decoders
64K x 16
Memory
Array
8
Sense
16
Amps
and
Write
Drivers
8
High
Byte
I/O
Buffer
Low
Byte
I/O
Buffer
, I/O 15
8
I/O 8
I/O 7
8
I/O 0
3210 drw 01
JANUARY 2004
1
DSC-3210/8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]