IDT723673 查看數據表（PDF） - Integrated Device Technology

零件编号

产品描述 (功能)

比赛名单

IDT723673

CMOS SyncFIFO™ WITH BUS-MATCHING 2,048 x 36 4,096 x 36 8,192 x 36

Integrated Device Technology 

IDT723653/723663/723673 CMOS SyncFIFOTM WITH BUS-MATCHING

2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2

COMMERCIAL TEMPERATURE RANGE

CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing a FIFO on the IDT723653/723663/723673 with CLKA

and CLKB set to fS. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected

to normalize the graph to a zero capacitance load. Once the capacitance load per data-output channel and the number of IDT723653/723663/723673 inputs

driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from Figure 1, the maximum power dissipation (PT) of these FIFOs may be calculated by:

PT = VCC x [ICC(f) + (N x ∆ICC x dc)] + Σ(CL x VCC2 X fo)

where:

N=

∆ICC =

dc =

CL =

fo

=

number of inputs driven by TTL levels

increase in power supply current for each input at a TTL HIGH level

duty cycle of inputs at a TTL HIGH level of 3.4 V

output capacitance load

switching frequency of an output

300

250

200

150

100

50

0

0

fdata = 1/2 fS

TA = 25oC

CL = 0 pF

VCC = 5.0V

VCC = 5.5V

VCC = 4.5V

10

20

30

40

50

60

70

fS  Clock Frequency  MHz

Figure 1. Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS)

80

90

5610 drw03

7

Share Link: