datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

HM62W8511H 查看數據表(PDF) - Hitachi -> Renesas Electronics

零件编号
产品描述 (功能)
比赛名单
HM62W8511H
Hitachi
Hitachi -> Renesas Electronics Hitachi
HM62W8511H Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HM62W8511H Series
4M High Speed SRAM (512-kword × 8-bit)
ADE-203-750D (Z)
Rev. 1.0
Sep. 15, 1998
Description
The HM62W8511H is a 4-Mbit high speed static RAM organized 512-kword × 8-bit. It has realized high
speed access time by employing CMOS process (4-transistor + 2-poly resistor memory cell) and high speed
circuit designing technology. It is most appropriate for the application which requires high speed, high
density memory and wide bit width configuration, such as cache and buffer memory in system. The
HM62W8511H is packaged in 400-mil 36-pin SOJ for high density surface mounting.
Features
Single supply : 3.3 V ± 0.3 V
Access time 12/15 ns (max)
Completely static memory
No clock or timing strobe required
Equal access and cycle times
Directly TTL compatible
All inputs and outputs
Operating current : 150/130 mA (max)
TTL standby current : 60/50 mA (max)
CMOS standby current : 5 mA (max)
: 1 mA (max) (L-version)
Data retension current : 0.6 mA (max) (L-version)
Data retension voltage : 2 V (min) (L-version)
Center VCC and VSS type pinout

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]