![](/html/Intersil/42097/page11.png)
CA5160
+10.010V
10V LOGIC INPUTS
LSB
9
8
6
3
14
7
11
10
2
CD4007A
“SWITCHES”
6
5
4
6
3
10
CD4007A
“SWITCHES”
MSB
3
2
1
6
3
10
CD4007A
“SWITCHES”
9
13
1
12
13
1
12
13
1
12
7
8
5
4
806K
1%
402K
1%
200K
1%
8
5
100K
1%
806K
1%
806K
1%
8
(2)
806K
1%
5
(4)
806K
1%
(8)
806K
1%
806K
1%
VOLTAGE
+15V REGULATOR
62
2
1
CA3085
3
6
7
+ 2µF
- 25V
4
0.001µF
+10.010V
8
22.1K
1%
REGULATED
1K VOLTAGE
ADJUST
3.83K
1%
806K 750K
1% 1%
BIT
1
2
3
4
5
6-9
REQUIRED RATIO-
MATCH
Standard
±0.1%
±0.2%
±0.4%
±0.8%
±1% ABS.
PARALLELED
RESISTORS
OUTPUT
6
+15V
7
+
CA5160
LOAD
-
4
5
1
10K
3
VOLTAGE
FOLLOWER
2
100K
OFFSET
NULL
2K
0.1µF
FIGURE 8. 9 BIT DAC USING CMOS DIGITAL SWITCHES AND CA5160
INPUT 40V
+
2.4kΩ
1W
3
0.2µF
TURN
ON
DELAY
100kΩ
1.5kΩ
1W
100µF +
25V -
2.2kΩ
CA3086
10 11 2 1
+ 5µF
-
9
87
3
5
12 14
2N6385
POWER DARLINGTON
SHORT-CIRCUIT CURRENT
1Ω LIMIT ADJUSTMENT
2
10kΩ
OUTPUT
0V
35V
AT 1A
1kΩ
1
7
2kΩ
6
2N2102
1kΩ
1N914 56pF
8
10kΩ
+
3
43kΩ
+
100µF
-
5
-
2
10kΩ 1
8.2
4
kΩ
6
4
13
4.7kΩ
1kΩ
50kΩ
100kΩ
62kΩ
0.01µF
-
-
Hum and Noise Output <250µVRMS; Regulation (No Load to Full Load) <0.005%; Input Regulation <0.01%/V
FIGURE 9. CA5160 VOLTAGE REGULATOR CIRCUIT (0.1 TO 35V AT 1A)
11