81487EIB 查看數據表（PDF） - Intersil
零件编号
产品描述 (功能)
比赛名单
81487EIB Datasheet PDF : 14 Pages
| |||
ISL8487E, ISL81487L, ISL81487E
Electrical Specifications Test Conditions: VCC = 4.5V to 5.5V; Unless Otherwise Specified.
Typicals are at VCC = 5V, TA = 25°C, (Note 2) (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
TEMP
(°C) MIN
No-Load Supply Current, (Note 3)
ICC
ISL81487E, DI, RE = 0V DE = VCC
or VCC
DE = 0V
Full
-
Full
-
ISL8487E, ISL81487L, DE = VCC
DI, RE = 0V or VCC
DE = 0V
Full
-
Full
-
Shutdown Supply Current
ISHDN (Note 7), DE = 0V, RE = VCC, DI = 0V or VCC
Full
-
Driver Short-Circuit Current,
VO = High or Low
IOSD1 DE = VCC, -7V ≤ VY or VZ ≤ 12V, (Note 4)
Full
35
Receiver Short-Circuit Current
IOSR 0V ≤ VO ≤ VCC
Full
7
SWITCHING CHARACTERISTICS (ISL81487E)
Driver Input to Output Delay
tPLH, tPHL
Driver Output Skew
tSKEW
Driver Differential Rise or Fall Time tR, tF
Driver Enable to Output High
tZH
Driver Enable to Output Low
tZL
Driver Disable from Output High
tHZ
Driver Disable from Output Low
tLZ
Receiver Input to Output Delay
tPLH, tPHL
Receiver Skew | tPLH - tPHL |
tSKD
Receiver Enable to Output High
tZH
Receiver Enable to Output Low
tZL
Receiver Disable from Output High
tHZ
Receiver Disable from Output Low
tLZ
Maximum Data Rate
fMAX
SWITCHING CHARACTERISTICS (ISL8487E)
RDIFF = 54Ω, CL = 100pF, (Figure 2)
RDIFF = 54Ω, CL = 100pF, (Figure 2)
RDIFF = 54Ω, CL = 100pF, (Figure 2)
CL = 100pF, SW = GND, (Figure 2)
CL = 100pF, SW = VCC, (Figure 2)
CL = 15pF, SW = GND, (Figure 2)
CL = 15pF, SW = VCC, (Figure 2)
(Figure 4)
(Figure 4)
CL = 15pF, SW = GND, (Figure 5)
CL = 15pF, SW = VCC, (Figure 5)
CL = 15pF, SW = GND, (Figure 5)
CL = 15pF, SW = VCC, (Figure 5)
Full
15
Full
-
Full
3
Full
-
Full
-
Full
-
Full
-
Full
30
25
-
Full
-
Full
-
Full
-
Full
-
Full
5
Driver Input to Output Delay
tPLH, tPHL RDIFF = 54Ω, CL = 100pF, (Figure 2)
Full 250
Driver Output Skew
tSKEW RDIFF = 54Ω, CL = 100pF, (Figure 2)
Full
-
Driver Differential Rise or Fall Time tR, tF RDIFF = 54Ω, CL = 100pF, (Figure 2)
Full 250
Driver Enable to Output High
tZH
CL = 100pF, SW = GND, (Figure 3, Note 5)
Full 250
Driver Enable to Output Low
tZL
CL = 100pF, SW = VCC, (Figure 3, Note 5)
Full 250
Driver Disable from Output High
tHZ
CL = 15pF, SW = GND, (Figure 3)
Full 300
Driver Disable from Output Low
tLZ
CL = 15pF, SW = VCC, (Figure 3)
Full 300
Receiver Input to Output Delay
tPLH, tPHL (Figure 4)
Full 250
Receiver Skew | tPLH - tPHL |
tSKD (Figure 4)
25
-
Receiver Enable to Output High
tZH
CL = 15pF, SW = GND, (Figure 5, Note 6)
Full
-
Receiver Enable to Output Low
tZL
CL = 15pF, SW = VCC, (Figure 5, Note 6)
Full
-
Receiver Disable from Output High
tHZ
CL = 15pF, SW = GND, (Figure 5)
Full
-
Receiver Disable from Output Low
tLZ
CL = 15pF, SW = VCC, (Figure 5)
Full
-
Maximum Data Rate
fMAX
Full 250
Time to Shutdown
tSHDN (Note 7)
Full
50
Driver Enable from Shutdown to tZH(SHDN) CL = 100pF, SW = GND, (Figure 3, Notes 7, 8) Full
-
Output High
Driver Enable from Shutdown to
tZL(SHDN) CL = 100pF, SW = VCC, (Figure 3, Notes 7, 8)
Full
-
Output Low
TYP
400
350
160
120
0.5
-
-
24
3
12
14
14
44
21
90
5
9
9
9
9
-
650
160
900
1000
860
660
640
500
60
10
10
10
10
-
120
1000
1000
MAX
500
420
200
145
8
250
UNITS
µA
µA
µA
µA
µA
mA
85
mA
50
ns
10
ns
25
ns
70
ns
70
ns
70
ns
70
ns
150
ns
-
ns
50
ns
50
ns
50
ns
50
ns
-
Mbps
2000
800
2000
2000
2000
3000
3000
2000
-
50
50
50
50
-
600
2000
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
kbps
ns
ns
2000 ns
5
FN6051.7
February 27, 2006
Share Link: 