datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

LIS3DHTR 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
比赛名单
LIS3DHTR Datasheet PDF : 42 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
LIS3DH
Registers description
Table 29. High pass filter mode configuration
HPM1 HPM0
High pass filter mode
0
0
Normal mode (reset reading HP_RESET_FILTER)
0
1
Reference signal for filtering
1
0
Normal mode
1
1
Autoreset on interrupt event
8.10
CTRL_REG3 (22h)
Table 30. CTRL_REG3 register
I1_CLICK I1_AOI1 I1_AOI2 I1_DRDY1 I1_DRDY2 I1_WTM I1_OVERRUN --
Table 31. CTRL_REG3 description
I1_CLICK
CLICK interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_AOI1
AOI1 interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_AOI2
AOI2 interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_DRDY1
DRDY1 interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_DRDY2
DRDY2 interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_WTM
FIFO Watermark interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
I1_OVERRUN
FIFO Overrun interrupt on INT1. Default value 0.
(0: Disable; 1: Enable)
8.11
CTRL_REG4 (23h)
Table 32. CTRL_REG4 register
BDU
BLE
FS1
FS0
HR
ST1
ST0
SIM
Table 33.
BDU
BLE
FS1-FS0
CTRL_REG4 description
Block data update. Default value: 0
(0: continuos update; 1: output registers not updated until MSB and LSB
reading)
Big/little endian data selection. Default value 0.
(0: Data LSB @ lower address; 1: Data MSB @ lower address)
Full scale selection. default value: 00
(00: +/- 2G; 01: +/- 4G; 10: +/- 8G; 11: +/- 16G)
Doc ID 17530 Rev 1
31/42

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]