M2V64S20BTP 查看數據表（PDF） - MITSUBISHI ELECTRIC
零件编号
产品描述 (功能)
比赛名单
M2V64S20BTP Datasheet PDF : 52 Pages
| |||
SDRAM (Rev.1.2)
Apr. '99
64M bit Synchronous DRAM
MITSUBISHI LSIs
M2V64S20BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 4194304-WORD x 4-BIT)
M2V64S30BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 2097152-WORD x 8-BIT)
M2V64S40BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 1048576-WORD x 16-BIT)
FUNCTION TRUTH TABLE (continued)
Current State /CS /RAS /CAS /WE Address
RE-
H
X
X
XX
FRESHING
L
H
H
HX
L
H
H
L BA
L
H
L
X BA, CA, A10
L
L
H
H BA, RA
L
L
H
L BA, A10
L
L
L
HX
Op-Code,
L
L
L
L
Mode-Add
MODE
H
X
X
XX
REGISTER
L
H
H
HX
SETTING
L
H
H
L BA
L
H
L
X BA, CA, A10
L
L
H
H BA, RA
L
L
H
L BA, A10
L
L
L
HX
Op-Code,
L
L
L
L
Mode-Add
Command
Action
DESEL
NOP (Idle after tRC)
NOP
NOP (Idle after tRC)
TBST
ILLEGAL
READ / WRITE ILLEGAL
ACT
ILLEGAL
PRE / PREA ILLEGAL
REFA
ILLEGAL
MRS
ILLEGAL
DESEL
NOP (Idle after tRSC)
NOP
NOP (Idle after tRSC)
TBST
ILLEGAL
READ / WRITE ILLEGAL
ACT
ILLEGAL
PRE / PREA ILLEGAL
REFA
ILLEGAL
MRS
ILLEGAL
ABBREVIATIONS:
H=High Level, L=Low Level, X=Don't Care
BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No OPeration
NOTES:
1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the
state of that bank.
3. Must satisfy bus contention, bus turn around, write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
5. ILLEGAL if any bank is not idle.
ILLEGAL = Device operation and/or data-integrity are not guaranteed.
MITSUBISHI ELECTRIC
10
Share Link: 