GLT6100L08LL-55TS 查看數據表（PDF） - G-Link Technology

零件编号

产品描述 (功能)

比赛名单

GLT6100L08LL-55TS

Ultra Low Power 128k x 8 CMOS SRAM

G-Link Technology  

G-LINK

GLT6100L08

Ultra Low Power 128k x 8 CMOS SRAM

Nov 2000(Rev. 02)

Timing Waveform of Write Cycle 2 (10,11) ( CE1 Controlled)

tWC

tAW

tWR

Address

tAS

tCW

CE1

WE

tWP

tWZ

tDW

tDH

DIN

Data Valid

DOUT

Timing Waveform of Write Cycle 1 (10,11) (CE2 Controlled)

tWC

tAW

tWR

Address

tAS

tCW

CE2

WE

tWP

tWZ

tDW

tDH

DIN

Data Valid

DOUT

G-Link Technology Corporation

2701 Northwestern Parkway

Santa Clara, CA 95051, U.S.A.

-7-

G-Link Technology Corporation, Taiwan

6F No. 24-2, Industry E. RD. IV, Science Based

Industrial Park, Hsin Chu, Taiwan.

Share Link: