datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

MAX2106(2003) 查看數據表(PDF) - Maxim Integrated

零件编号
产品描述 (功能)
比赛名单
MAX2106
(Rev.:2003)
MaximIC
Maxim Integrated MaximIC
MAX2106 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
DBS Direct Downconverter
Pin Description (continued)
PIN
NAME
FUNCTION
PECL Modulus Control. A PECL low on MOD- sets the dual-modulus prescaler to divide by 32. A
34
MOD-
PECL logic high sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with
MOD+ (pin 33).
35
PLLIN+ PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN- (pin 36).
36
PLLIN-
PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN+ (pin 35)
37
LOBUF+/
PSOUT+
LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in
conjunction with PSOUT-. Requires PECL-compatible termination. LOBUFSEL=VCC: 50LO buffer
noninverting output.
38
LOBUF-/
PSOUT-
LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in
conjunction with PSOUT+. Requires PECL-compatible termination.
LOBUFSEL = VCC: 50LO buffer inverting output.
42
TANK-
LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
43
VRLO
LO Internal Regulator. Bypass with a 1000pF ceramic chip capacitor to GND.
44
TANK+ LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
47
FB
Feedback Input for Loop Filter
48
CP
Voltage Drive Output. Control of external charge-pump transistor.
MOD+,
MOD-
PSOUT+
PSOUT-
50%
50%
tSUM
tHM
50%
50%
Figure 1. Modulus Control Timing Diagram
_______________________________________________________________________________________ 7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]