datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

MC74VHC86 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
比赛名单
MC74VHC86
ON-Semiconductor
ON Semiconductor ON-Semiconductor
MC74VHC86 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
ON Semiconductort
Quad 2-Input XOR Gate
The MC74VHC86 is an advanced high speed CMOS 2–input
Exclusive–OR gate fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar Schottky
TTL while maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7V, allowing the interface of 5V systems
to 3V systems.
High Speed: tPD = 4.8ns (Typ) at VCC = 5V
Low Power Dissipation: ICC = 2µA (Max) at TA = 25°C
High Noise Immunity: VNIH = VNIL = 28% VCC
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2V to 5.5V Operating Range
Low Noise: VOLP = 0.8V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 56 FETs or 14 Equivalent Gates
1
A1
2
B1
A2 4
5
B2
A3 9
10
B3
A4 12
B4 13
3 Y1
6
Y2
8 Y = AęB
Y3
11
Y4
Figure 1. Logic Diagram
VCC B4 A4 Y4 B3 A3 Y3
14 13 12 11 10 9 8
MC74VHC86
D SUFFIX
14–LEAD SOIC PACKAGE
CASE 751A–03
DT SUFFIX
14–LEAD TSSOP PACKAGE
CASE 948G–01
M SUFFIX
14–LEAD SOIC EIAJ PACKAGE
CASE 965–01
ORDERING INFORMATION
MC74VHCXXD
MC74VHCXXDT
MC74VHCXXM
SOIC
TSSOP
SOIC EIAJ
FUNCTION TABLE
Inputs
A
B
L
L
L
H
H
L
H
H
Output
Y
L
H
H
L
1234567
A1 B1 Y1 A2 B2 Y2 GND
Figure 2. Pinout: 14–Lead Packages (Top View)
© Semiconductor Components Industries, LLC, 2001
1
March, 2001 – Rev. 2
Publication Order Number:
MC74VHC86/D

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]