MSM7630 查看數據表（PDF） - Oki Electric Industry

零件编号

产品描述 (功能)

比赛名单

MSM7630

Universal Speech Processor

Oki Electric Industry 

¡ Semiconductor

MSM7630

Serial Interface

Parameter

RTS Delay Time

Required RXD Time

RXD Setup Time

RXD Hold Time

CTS Setup Time

CTS Hold Time

TXD Delay Time

TXD Pulse Width

DTR Delay Time

SCLK Delay Time

SCLK Pulse Width

Symbol

tRTS

tW_RXD

tS_RXD

tH_RXD

tS_CTS

tH_CTS

tTXD

tW_TXD

tDTR

tSCLK

tW_SCLK

Condition

—

—

—

—

—

—

—

—

—

—

—

(VDD = 3.0 to 3.6 V, TOPE = –40 to +85°C)

Min.

Typ.

Max. Unit

—

—

20

ns

1/bps

—

—

s

0.5/bps

—

—

s

0.5/bps

—

—

s

0

—

—

ns

0

—

—

ns

—

—

20

ns

1/bps

—

—

s

—

—

20

ns

—

—

20

ns

1/bps

—

—

s

Parallel Interface

Parameter

PACK to PD Delay Time

PACK to PD Hi Z Delay Time

PCS Setup Time for PSTB/PACK

PCS Hold Time for PSTB/PACK

PIOA Setup Time for PSTB/PACK

PIOA Hold Time for PSTB/PACK

Required PACK Time

Required PSTB Time

PD Setup Time for PSTB

PD Hold Time for PSTB

Symbol

tPACK

tPRDZ

tS_PCS

tH_PCS

tS_PIOA

tH_PIOA

tW_PACK

tW_PSTB

tS_PD

tH_PD

Condition

—

—

—

—

—

—

—

—

—

—

(VDD = 3.0 to 3.6 V, TOPE = –40 to +85°C)

Min.

Typ.

Max. Unit

—

—

22

ns

—

—

22

ns

0

—

—

ns

0

—

—

ns

0

—

—

ns

3

—

—

ns

30 + tCYC

—

—

ns

30 + 2 tCYC

—

—

ns

–tCYC

—

—

ns

8

—

—

ns

Note 1

Note 2

Note 3

Note 4

According to DRAM configuration

By the DRAM access timing

In the case of writing, increased by 1 clock when X bit = 0 and by 2 clocks when X bit

= 1.

Flash memory access timing is the same with the SRAM timing.

11/95

Share Link: