MT8920 查看數據表（PDF） - Mitel Networks
零件编号
产品描述 (功能)
生产厂家
MT8920 Datasheet PDF : 24 Pages
| |||
MT8920B CMOS
connected directly to CS to enable the device
appropriately.
Common Bus
CS
OE
WE
STCH
A0
A1
A2
A3
A4
MMS MS1 24/32
00 1
STi0
STo0
OE CS
WE
DCS
A0
A1
A2
A3
A4
MMS MS1 24/32
00 1
STi0
STo0
Figure 9 - "Daisy-chained" STPA’s in 32 Channel
Parallel Bus Controller Mode (Mode 3)
In order to facilitate efficient use of the parallel bus
another signal, similar to STCH, is supplied by the
STPA. Delayed Chip Select (DCS) becomes active
for the last half of each channel (Figure 19). This
may be connected to a second STPA, residing on the
same physical parallel bus, enabling it to perform its
read/write operations in the second half of each
channel. This allows a large number of devices,
connected on a common bus, to be driven by two
ST-BUS streams. Figure 9 shows how this "daisy
chaining" of STPA’s is implemented while Figure 10
illustrates the timing on the shared parallel bus.
Applications
Parallel PBX to Digital Trunk Interface
The STPA is an ideal component for interfacing
parallel PBX environments to Mitel’s family of digital
trunk devices.
Figure 11 shows a typical interface for both T1/ESF
and CRC-4 CEPT digital trunks to a system utilizing
a parallel bus architecture. Both the MH89760B
T1/ESF and the MH89790B CRC-4 CEPT trunk
modules are shown interfaced to a parallel bus
structure using two STPAs operating in modes 1 and
2.
The first STPA operating in mode 2 (MMS=0,
MS1=1, 24/32=0), routes data and/or voice
information between the parallel telecom bus and the
T1 or CEPT link via DSTi and DSTo. The second
STPA, operating in mode 1 (MMS=1) provides
access from the signalling and link control bus to the
MH89760B or MH89790B status and control
channels. All signalling and link functions may be
controlled easily through the STPA transmit RAM’s
Tx0, Tx1, while status information is read at receive
RAM Rx0. In addition, interrupts can be set up to
notify the system in case of slips, loss of sync,
alarms, violations, etc.
ST-BUS
BIT 7
BIT 6
BIT 5
CHANNEL N
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
C4i
Address
N+1
N-1
N+1
N-1
OE
WE
Data Bus
STCH
DCS
3-14
IN
OUT
IN
OUT
Figure 10 - Timing Relationship for Mode 3 Daisy Chaining
Share Link: 