NJW1144 查看數據表（PDF） - Japan Radio Corporation
零件编号
产品描述 (功能)
比赛名单
NJW1144 Datasheet PDF : 24 Pages
| |||
NJW1144
s DEFINITION OF I2C REGISTER
q I2C BUS FORMAT
MSB
LSB
MSB
LSB
MSB
S Slave Address A Select Address A
1bit
8bit
1bit
8bit
1bit
Data
8bit
LSB
AP
1bit 1bit
S: Starting Term
A: Acknowledge Bit
P: Ending Term
q SLAVE ADDRESS
MSB
LSB
1
0
0
0
0
0
1
R/W
R/W=0: Write mode for register setting
R/W=1: Not available
q CONTROL REGISTER TABLE
Select
Address
D7
00H
01H
CHS
02H
BCB
03H
BCT
04H
05H
OUT
BIT
D6
D5
D4
D3
VOL
BAL
BASS
TREB
BBE-Low
SEL
AGC1
q CONTROL REGISTER DEFAULT VALUE
Select
Address
D7
D6
D5
00H
0
0
0
01H
0
0
0
02H
0
0
0
03H
0
0
0
04H
0
0
0
05H
0
0
0
BIT
D4
D3
0
0
0
0
0
0
0
0
0
0
0
0
D2
D1
D0
SR1
SR0
BCSB
SUB-BASS
BCST
SUB-TREB
BBE-High
AGC0
AGC
BBE
D2
D1
D0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
- 11 -
Share Link: 