A625308A 查看數據表（PDF） - AMIC Technology

零件编号

产品描述 (功能)

比赛名单

A625308A

32K X 8 BIT CMOS SRAM

AMIC Technology 

Timing Waveforms (continued)

Read Cycle 3 (1, 3, 4)

A625308A Series

CE

DOUT

tCLZ 5

tACE

tCHZ 5

Notes: 1. WE is high for Read Cycle.

2. Device is continuously enabled, CE = VIL.

3. Address valid prior to or coincident with CE transition low.

4. OE = VIL.

5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

Write Cycle 1 (6)

(Write Enable Controlled)

Address

CE

WE

DIN

DOUT

(4)

tAS1

tWC

tAW

tCW5

tWP2

tWR 3

tDW

tWHZ 7

tDH

tOW 7

PRELIMINARY (November, 2001, Version 0.1)

7

AMIC Technology, Inc.

Share Link: