LP621024D-55LLT 查看數據表（PDF） - AMIC Technology

零件编号

产品描述 (功能)

比赛名单

LP621024D-55LLT

70ns; operating current70mA; standby current50uA; 128 x 8bit CMOS SRAM

AMIC Technology 

Timing Waveforms (continued)

Read Cycle 4 (1)

Address

OE

CE1

CE2

DOUT

tRC

tAA

tOE

tOLZ5

tCLZ15

tACE1

tACE2

tCLZ25

LP621024D-T Series

tOH

tCHZ15

tOHZ5

tCHZ25

Notes: 1. WE is high for Read Cycle.

2. Device is continuously enabled CE1 = VIL and CE2 = VIH.

3. Address valid prior to or coincident with CE1 transition low.

4. OE = VIL.

5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

6. CE2 is high.

7. CE1 is low.

8. Address valid prior to or coincident with CE2 transition high.

(August, 2001, Version 1.0)

7

AMIC Technology, Inc.

Share Link: