datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

ST72121J4 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
比赛名单
ST72121J4 Datasheet PDF : 93 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ST72E121 ST72T121
1 GENERAL DESCRIPTION
1.1 INTRODUCTION
The ST72T121 HCMOS Microcontroller Unit
(MCU) is a member of the ST7 family. The device
is based on an industry-standard 8-bit core and
features an enhanced instruction set. The device
is normally operated at a 16 MHz oscillator fre-
quency. Under software control, the ST72T121
may be placed in either Wait, Slow or Halt modes,
thus reducing power consumption. The enhanced
instruction set and addressing modes afford real
programming potential. In addition to standard
8-bit data management, the ST72T121 features
true bit manipulation, 8x8 unsigned multiplication
Figure 1. ST72T121 Block Diagram
and indirect addressing modes on the whole mem-
ory. The device includes a low consumption and
fast start on-chip oscillator, CPU, program memo-
ry (OTP/EPROM versions), RAM, 32 I/O lines, a
Low Voltage Detector (LVD) and the following on-
chip peripherals: industry standard synchronous
SPI and asynchronous SCI serial interfaces, digit-
al Watchdog, two independent 16-bit Timers, one
featuring an External Clock Input, and both featur-
ing Pulse Generator capabilities, 2 Input Captures
and 2 Output Compares (only 1 Input Capture and
1 Output Compare on Timer A).
OSCIN
OSCOUT
RESET
PF0 -> PF2,4,6,7
(6 bits)
VDD
VSS
OSC
Internal
CLOCK
CONTROL
AND LVD
8-BIT CORE
ALU
PROGRAM
MEMORY
(8 - 16K Bytes)
RAM
(384 - 512 Bytes)
PORT F
TIMER A
POWER
SUPPLY
PORT A
PORT B
TIMER B
PORT C
SPI
PORT D
PORT E
SCI
WATCHDOG
PA3 -> PA7
(5 bits)
PB0 -> PB4
(5 bits)
PC0 -> PC7
(8 bits)
PD0 -> PD5
(6 bits)
PE0 -> PE1
(2 bits)
4/93
4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]