datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

LC86P7248 查看數據表(PDF) - SANYO -> Panasonic

零件编号
产品描述 (功能)
比赛名单
LC86P7248 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC86P7248
1. Absolute Maximum Ratings at Ta=25°C, VSS=VSS1=VSS2=VSS3=0V
Parameter
Symbol
Pins
Supply voltage
LCD display
voltage
Input voltage
Input/output
voltage
High
level
output
current
Peak
output
current
Total
output
current
Low
level
output
current
Peak
output
current
Total
output
current
Maximum
power
dissipation
Operating
temperature
range
Storage
temperature
range
VDDMAX
VLCD
VI
VIO
IOPH(1)
IOPH(2)
ΣIOAH(1)
ΣIOAH(2)
ΣIOAH(3)
vIOAH(4)
IOPL(1)
IOPL(2)
IOPL(3)
ΣIOAL(1)
ΣIOAL(2)
ΣIOAL(3)
ΣIOAL(4)
ΣIOAL(5)
Pdmax
Topr
Tstg
VDD1, VDD2
VDD3
V1/PL6, V2/PL5
V3/PL4
•Ports 71, 72, 73
•Ports 74 , 75
•Port 8, Port L
RES
•Port 0, 1, 3
•Port 70
•Ports A,B,C,D,E,F
Ports 0, 1, 3
Ports A,B,C,D,E,F
Ports 0, 1, 32, 33,
34, 35
Ports 30, 31
Ports S0 to S25
Ports S26 to S47
Ports 0, 1, 3
Ports A,B,C,D,E,F
Port 70
Ports 0, 1, 32, 33,
34, 35
Ports 30, 31
Ports S0 to S25
Ports S26 to S47
Port 70
QIP100E
Conditions
VDD1=VDD2=
VDD3
VDD1=VDD2=
VDD3
•CMOS output
•At each pins
Total all pins
Total all pins
Total all pins
Total all pins
At each pins
At each pins
At each pins
Total all pins
Total all pins
Total all pins
Total all pins
Total all pins
Ta=-30 to +70°C
Ratings
unit
VDD[V] min. typ. max.
-0.3
+7.0 V
-0.3
VDD
-0.3
VDD+0.3
-0.3
VDD+0.3
-4
mA
-4
-38
-4
-25
-25
20
20
15
50
20
39
33
10
515 mW
-30
+70 °C
-55
+125
Notes
• The QIP packages should be heat-soaked for 12 hours at 125°C immediately prior to mounting (This baking is called
pre-baking).
• After pre-baking, a controlled environment must be maintained until soldering. The environment must be held at a
temperature of 30°C or less and a humidity level of 70% or less. Please solder within 24 hours.
No.6838-9/20

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]